Cache Memory Figure 6.24 P488 CPU chip register Tile L1 ALU cache 三 cache bus system bus memory bus main L2 cache bus interface bridge memory5 Cache Memory Figure 6.24 P488 main memory I/O bridge L2 cache bus interface ALU register file CPU chip cache bus system bus memory bus L1 cache