举例时序图 CLK CLR Serial inputs SHILD Do Parallel Di data inputs D2 D3 20 Parallel 01 outputs 02 Q3 Serial shift Serial shift Clear Load △FIGURE9-18 Sample timing diagram for a 74HC195 shift register.举例时序图