正在加载图片...
Conventional Design Flow Funct. Spec RTL Behay Simul ogic synt Stat. Wire model Front-end Gate-evel Net Gate-Lev Sim Back-end Floorplanning Parasitic Extrac Place route Layout Slides courtesy A Nardi, UC Berkeley6 Conventional Design Flow Funct. Spec Logic Synth. Gate-level Net. RTL Layout Floorplanning Place & Route Front-end Back-end Behav. Simul. Gate-Lev. Sim. Stat. Wire Model Parasitic Extrac. Slides courtesy A. Nardi, UC Berkeley
<<向上翻页向下翻页>>
©2008-现在 cucdc.com 高等教育资讯网 版权所有