正在加载图片...
秒计数设计文件: MAX+plus II-f: \ dh\mp2 \lecture\clock\second-[second, vhd- Text Editor] R MAX+plus I Ele Edt Templates Assign Utilties options window Help 口哆匈属N△囫画B感為画武會雷 Courier New,4B運 library ieee use ieee std logic 1164.alli use ieee. std logic unsigned alli entity second is port(clk, reset: in std logic secl, sec2: out std logic vector (3 downto 0)i carry: out std logic)i end secondi architecture rtl of second is signal secl t, sec2 t: std logic vectoR (3 downto o)i begin I Line 14[ Col 27 INSI4 秒计数设计文件:
<<向上翻页向下翻页>>
©2008-现在 cucdc.com 高等教育资讯网 版权所有