Topic3:Verification and Test Verilog for Testbench 。Testbench anatomy Behavioral modeling for Testbench ·Some examples Timing specification 。Delay model 。Timing verification 。Pipeline technology DFT Test vs.Verification Build In Self Test (BIST) Scan and Boundary Scan 2021/1/13 ASIC Design,by Yan Bo 21ASIC Design, by Yan Bo Topic3: Verification and Test Verilog for Testbench • Testbench anatomy • Behavioral modeling for Testbench • Some examples Timing specification • Delay model • Timing verification • Pipeline technology DFT Test vs. Verification Build In Self Test (BIST) Scan and Boundary Scan 2021/1/13 21