正在加载图片...
a counter with load reset dir (E,g a clock that can be preset Load: for setting output to some value DIR: for up/ down control CE: count or not count control reset 16-bit din( data in) DIR 16-bit CE count output lock VHDL 6. examples of FSM ver. 8aA counter with load, reset, dir. (E,g a clock that can be preset) • Load: for setting output to some value • DIR: for up/down control • CE: count or not count control VHDL 6. examples of FSM ver.8a 11 16-bit count output Load DIR CE clock reset 16-bit din (data in)
<<向上翻页向下翻页>>
©2008-现在 cucdc.com 高等教育资讯网 版权所有