ER FPGA Express-[studyl File Edit Synthesis Filters View Window Help ①学R|@息 invert To synthesize the design, select the top level design name from the drop down list Then choose the target FPGA device to synthesize a new design implementation Design Sources Chips 日 Sstudy +日WoRK KAE Errors Warnings A Messages For Help, press F1设计中心