电子科技大学：《DSP算法实现技术与架构 VLSI Digital Signal Processing Systems Design and Implementation》课程教学资源（课件讲稿）Chapter 07 脉动阵列 Systolic Architecture

电子科技大学：《DSP算法实现技术与架构 VLSI Digital Signal Processing Systems Design and Implementation》课程教学资源（课件讲稿）Chapter 15 数字强度缩减 Numerical Strength Reduction

14.1 Redundant and non redundant 14.2 Redundant number representations 14.3 Carry-free Radix-2 Addition and subtraction

5.1 Introduction 5.2 Unfolding algorithm 5.3 Properties of unfolding 5.4 Critical path and retiming 5.5 Applications of unfolding

电子科技大学：《DSP算法实现技术与架构 VLSI Digital Signal Processing Systems Design and Implementation》课程教学资源（课件讲稿）Chapter 01 导论 Introduction to Digital Signal Processing Systems

一、什么是VDL? VHDL VHSIC (Very High Speed Integrated Circuit) Hardware Description Lanquage

一、基本逻辑电路: 二、组合逻辑电路、 三、时序逻辑电路

电子工业出版社：《传感器与检测技术》课程教学资源（PPT教材课件）目录

4.1概述 MAX+PLUS Multiple Array Matrix and Programmable Logic User System A+PLUSⅡ的特点: 1.与结构无关 2.多平台 3.完全集成化

西安电子科技大学：《宽带通信网技术》课程教学资源（PPT课件讲稿）课程简介 Broadband Communication Network Technologies（徐展琦）