Two design methods Asynchronous clock design Easier to design More delay at outputs Synchronous clock design More complex Less time delay at outputs VHDL 6. examples of FSM ver. 8aTwo design methods • Asynchronous clock design – Easier to design – More delay at outputs • Synchronous clock design – More complex – Less time delay at outputs VHDL 6. examples of FSM ver.8a 4