当前位置:高等教育资讯网  >  中国高校课件下载中心  >  大学文库  >  浏览文档

《模拟与数字电路实验》参考资料:元件和实验系统_器件资料_4027B

资源类别:文库,文档格式:PDF,文档页数:12,文件大小:524.1KB,团购合买
点击下载完整版文档(PDF)

查询CD4027B供应商 φ TEXAS INSTRUMENTS CD4027B Types CMOS Dual J-K F n Set-Reset capability Master-Slave Flip-Flop a Static flip-flop operation-retains state indefin with clock level either"high"or"low High-Voltage Types(20-Volt Rating) Medium speed operation-16 MHz (typ. clock toggle rate at 10 V a CD40278 is a single monolithic Standardized symmetrical output characteristi chip integrated circuit cont cal complementary- sy mmetry jK master. -100% tested for quiescent current at 20 V ave flip-flops. Each flip-flop has pro Maximum input current of 1 HA at 18 V ove sions for individual J, K. Set, Reset. full package-temperature range: 100 nA at Clock input signals. Buffered Q and Q signals are provided as ou ts. This input utput arrangement provides for compatible n Noise margin (over full package operation with the RCA-CD4013B dual D 1 at VDD- 5V 2 V at VDD = V Functional Diagram The CD4027B is useful in perfor ming con- trol, register, and toggle functions. Logic 2.5 V at VDD-15 V levels present at the J and K inputs along 5-V, 10-V, and 15-V parametric ratings with internal self-steering control the stat a Meets all requirements of JEDEC of each flip-flop: changes in the flip-flop state are synchronous with the positive Standard No, 138,""Standard Specifications oing transition of the clock pulse. Set and for Description of'B' Series CMOS Devices eset functions are independent of the clock Applications and are initiated when a high level signal is Registers, counters, control cireui present at either the Set or Reset input. The CD4027B types are supplied in 16-lead (F3A suf 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline ackages(M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages(Pw a2 and PwR suffixes) MAXIMUM RATINGS. Absolute-Maximum values: DC SUPPLY-VOLTAGE RANGE, (VoD) outages referenced to Vss Terminan) INPUT VOLTAGE RANGE, ALL INPUTS 4.05vDD+05V DC INPUT CURRENT, ANY ONE INPUT POWER DISSIPATION PER PACKAGE (PD) FoTA=-55°cto+10 500mw For TA=+100to+125°c Derate Linearity at 12mw/oC to 200mw TERMINAL ASSIGNMENT DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR TA-FULL PACKAGE-TEMPERATURE RANGE (All Package Types). OPERATING-TEMPERATURE RANGE (TA) -55cto+125°c STORAGE TEMPERATURE RANGE(Tstg) 65octo+150°c LEAD TEMPERATURE (DURING SOLDERINGE At distance 1/16+1/32 inch(1, 59* 0. 79mm)from case for 10a max L 2(4 Fig 1- Logic diagam ad truth table for CD40278 lone of nwo identical J-K flip flops) 3-76

Data sheet acquired from Harris Semiconductor SCHS032C − Revised October 2003 The CD4027B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). Copyright  2003, Texas Instruments Incorporated 查询CD4027B供应商

CD4027B Types RECOMMENDED OPERATING CONDITIONS at TA=25C, Except as Noted For maximum reliability, nominal operating conditions should be selected so that operation is a/ways within the following ranges: MITS CHARACTERISTIC VDD UNITS Supply- Voltage Range (For TA Full Package Temperature Range 8 v 200 Data Setup Time 1550 urant characteristics Clock Pulse Width Clock Input Frequency(Toggle Mode) fcL10 8 MHZ Clock Rise or Fall Ti tcL∴tcL10 Set or Reset Pulse Width ouNCE vOLTAg Dg If more than one unit is cascaded in a parallel clocked operation, t cl should be made less 15 pF and the time of the output driving stage for the estimated capacitive load b向A-T0-s0 LACE VOLTAGE ( VD5-¥ ATCENT TEMPERTTUTCAR 「瞳到 REQUENCTitrl-Hr Fig. 4-Typical output high source Fig.5-Minimum output high (gourde Fi.6-Typical power dissipation w. frequency Fig 7-Input cument test circuit Fig8-Input voltage test circuit. Fig 9- Quiescent device current test circuit. 3-77

CD4027B Types STATIC ELECTRICAL CHARACTERISTICS CHARAC. TERISTIC LIMITS AT INDICATED TEMPERATURES (o, UNITS N)|0|c)-55-40+851+125 Typ.I M Quiescent 30 002 60 002 120120 0024 DD Max o20202020 0640610420.3601 Output High 64L061-04 18[-131 115-16 -3.2 Current 高巒計哥翌 Output Volt 0.05 Low-L 0.1010 0005 0,1515 010.05 Output: Volt 95 4955 High-Level 01010 995 99510 Input Low 0.5,4.5 Voltage, put High.5. 4 3.5 Voltage, uHMn.|15.135 Current 0,1818±0.1±0.1±1|± ±10-5±0.1A 4050607 下N哑_四 nsions in millimeters are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10- a5-52n 3 4 o.l02-0254 2007-2209 Dimensions and Pad Layout for CD4027BH 92cs-35059

CD402 7B Types DYNAMIC ELECTRICAL CHARACTERISTICS at TA=25C; Input tr t=20 ns, 辅醋 CL-50 pF, RL=200 kS2 LIMITS CHARACTERISTIC UNITS Clock to Q or Q Outputs M505 65130 PHL, tPLH 50300 Set to Q or Reset to Q tPLH 45 90 200 CLOCK。 r RESET to O 60 120 Transition Time tTHL, tTLH 5055056 50100 睡辑 Maximum Clock inp 3.5 旦 12 70140 Minimum Clock Pulse Width tw10 20 8s=8w8 Minimum Set or Reset Pulse 5 90180 喜 Width Fig. 11 itance / SET to a 25 50 RESET to 00200 Minimum Data Setup Time ts 3575 Clock Input Rise or Fall Time 05505 5 Input Capacitance Cl Fig. 12-Typical maximum clock frequency vs

PACKAGE OPTION ADDENDUM RUMENTS 170ct2005 PACKAGING INFORMATION Orderable Device Status(1) Package Package Pins Package Eco Plan(2) Lead/Ball Finish MSL Peak Temp 3) CD4027BE ACTIVE PDIP 1625 CU niPDaU Level-NC-NC-NC RoH CD4027BEE4 ACTIVE CU NIPDaU Level-NC-NC-NC (RoHS) CD4027BF ACTIVE Call TI LeveI-NC-NC-NC CD4027BF3A ACTIVE CDIP Call TI Level-NC-NC-NC CD4027BM ACTIVE SOIC 16 40 Green(RoHS CU NIPDAU Level-1-260C-UNLIM no sb/Br) CD4027BM96 ACTIVE SOIC 16 2500 Green(RoHS& CU NIPDAU Level-1-260C-UNLIM CD4027BM96E4 ACTIVE SOIC DDDDDD 16 2500 Green( RoHS& CU NIPDAU Level-1-260C-UNLIM no sb/Br CD4027BME4 ACTIVE SOIC 16 40 Green(RoHS& CU NIPDAU Level-1-260C-UNLIM CD4027BMT ACTIVE SOIC 16 250 Green(RoHS& CU NIPDAU Level-1-260C-UNLIM no sb/Br) CD4027BMTE4 ACTIVE SOIC 16 250 Green(RoHS& CU NIPDAU Level-1-260C-UNLIM no sb/Br) CD4027BNSR ACTIVE SO NS 16 2000 Green(RoHS& CU NIPDAU Level-1-260C-UNLIM CD4027BNSRE4 ACTIVE So IS 16 2000 Green(RoHS& CU NIPDAU Level-1-260C-UNLIM no sb/B CD4027BPW ACTIVE TSSOP 16 90 Green(RoHS& CU NIPDAU Level-1-260C-UNLIM no sb/B CD4027BPWE4 ACTIVE TSSOP PW 16 90 Green( RoHS& CU NIPDAU Level-1-260C-UNLIM CD4027BPWR ACTIVE TSSOP 16 2000 Green( RoHS& CU NIPDAU Level-1-260C-UNLIM CD4027BPWRE4 ACTIVE TSSOP PW 16 2000 Green(RoHS& CU NIPDAU Level-1-260C-UNLIM JM3851005152BEA ACTIVE CDIP J TBD Call TI Level-NC-NC-NC LIFEBU marketing status values are defined as follows: BUY: TI has announced that the device will be discontinued, and a lifetime- buy period is in effect Not recommended for new designs. Device is in production to support existing customers, but Ti does not recommend using this part in a new design PREVIEW: Device has been announced but is not in production Samples may or may not be available OBSOLETE: Ti has discontinued the production of the device (2) Eco Plan The planned eco-friendly classification: Pb-Free (RoHS)or Green(RoHS no Sb/Br)- please check R test availability information and additional product content details e/Green conversion has not been defined TIs terms Lead-Free"or"Pb-Free"mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the re ent that lead not exceed 0. 1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes Green(RoHS no sb/Br): TI defines "Green" to mean Pb-Free(RoHS compatible), and free of Bromine(Br) and Antimony(sb)based flame etardants(Br or Sb do not exceed 0. 1% by weight in homogeneous material) 6)MSL, Peak Temp. -The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder Addendum-Page 1

PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3) CD4027BE ACTIVE PDIP N 16 25 Pb-Free (RoHS) CU NIPDAU Level-NC-NC-NC CD4027BEE4 ACTIVE PDIP N 16 25 Pb-Free (RoHS) CU NIPDAU Level-NC-NC-NC CD4027BF ACTIVE CDIP J 16 1 TBD Call TI Level-NC-NC-NC CD4027BF3A ACTIVE CDIP J 16 1 TBD Call TI Level-NC-NC-NC CD4027BM ACTIVE SOIC D 16 40 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM CD4027BM96 ACTIVE SOIC D 16 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM CD4027BM96E4 ACTIVE SOIC D 16 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM CD4027BME4 ACTIVE SOIC D 16 40 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM CD4027BMT ACTIVE SOIC D 16 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM CD4027BMTE4 ACTIVE SOIC D 16 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM CD4027BNSR ACTIVE SO NS 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM CD4027BNSRE4 ACTIVE SO NS 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM CD4027BPW ACTIVE TSSOP PW 16 90 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM CD4027BPWE4 ACTIVE TSSOP PW 16 90 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM CD4027BPWR ACTIVE TSSOP PW 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM CD4027BPWRE4 ACTIVE TSSOP PW 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM JM38510/05152BEA ACTIVE CDIP J 16 1 TBD Call TI Level-NC-NC-NC (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. PACKAGE OPTION ADDENDUM www.ti.com 17-Oct-2005 Addendum-Page 1

PACKAGE OPTION ADDENDUM INSTRUMENTS 170ct2005 Important Information and Disclaimer: The information on this page represents TI's knowledge and belief as of the date that it is ided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underwa tegrate information from third parties. TI has taken and continues to take sonable steps to provide representative and ad on but may not have conducted destructive testing or chemical analysis or coming materials and chemicals. TI and TI suppliers co rtain information to be proprietary, and thus CAs numbers and other limited information may not be available for release In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s)at issue in this document sold by tI to customer on an annual ba dendum-Page 2

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. PACKAGE OPTION ADDENDUM www.ti.com 17-Oct-2005 Addendum-Page 2

J(R-GDIP-T**) CERAMIC DUAL IN-LINE PACKAGE 14 LEADS SHOWN 囚翌|翌」 B MAX 0785.84009601.060 (9.94)(21,34)(24,38)(26.2) C B MIl C MAX 8岛 0.3100.300 (7:87)(7.62) 02450.24502200.245 050 C MIN (6,2)(6,2)(5,59)(622) N-0.005(013)MN 80083 0200(5.08)MAX 平 0130(3,30)MN ↓|0606 0100(2.54) 0014 0.008 4040083/03/03 NOTES: A. All linear dimensions are in inches(millimeters) B. This drawing is subject to change without notice C. This package is hermetically sealed with a ceramic lid using glass frit D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only E. Falls within MIL StD 1835 GDIP1-T14. GDIP1-T16, GDIP1-T18 and GDIP1-T20

MECHANICAL DATA N(R一PD|P一T**) PLASTIC DUAL-IN-LINE PACKAGE PINS 18 A MAX (9,69)(199)(237)(2692) (1892)(18.92)(21.59)(2388 A 382△ 0.045(1,14 0.030(0,76 △ 0.020(0,51)MN 0015(0.38 0.200(5,08)MAX Gauge Plane 0.125(318)MN 0002 (254) 0430(10,92)MAX 中0010(025)⑨ 20 Pin vendor option△ 040049/E12/2002 NOTES: A. All linear dimensions are in inches(millimeters) B. This drawing is sub ject to change without notic hin JEDEC MS-001, except 18 and 20 pin minimum body length(Dim A) 申TxAs INSTRUMENTS

MECHANICAL DATA D( R-PDSo-G16 PLASTIC SMALL-OUTLINE PACKAGE 0.394 0.386 0.244 0.228 157(400) Pin 1 Index Area [000(12刀 0020(051 中|00025)⑤ 0.069(1,75)Max (0,25) 0010(0,25) 0007(0,17) r004(010 Gauge Pl ane Seating Plane 010(0250°-8° NOTES: A. All linear dimensions are in inches(millimeters B. This drawing is sub ject to change without notice C. Body dimensions do not include mold flash or protrusion not to exceed 0.006(0, 15) D. Falls within JEDEC MS-012 variation AC 申TxAs INSTRUMENTS

MECHANICAL DATA NS (R-PDSO-G") PLASTIC SMALL-OUTLINE PACKAGE 14-PINS SHOWN 0510.25 0. 15 NOM 5,608,20 5,007,40 ge Plane 凵凵 0-10 2.00 MAX □0.1 A MAX 10,5010,5012,9015,30 A MIN 9909.9012,3014,70 4040062/C03/0 NOTES: A. All linear dimensions are in millimeters awing is sub ject to change without notice C. Body dimensions do not include mold flash or protrusion, not to exceed 0, 15 lENIN www.ti.com

点击下载完整版文档(PDF)VIP每日下载上限内不扣除下载券和下载次数;
按次数下载不扣除下载券;
注册用户24小时内重复下载只扣除一次;
顺序:VIP每日次数-->可用次数-->下载券;
共12页,试读已结束,阅读完整版请下载
相关文档

关于我们|帮助中心|下载说明|相关软件|意见反馈|联系我们

Copyright © 2008-现在 cucdc.com 高等教育资讯网 版权所有