当前位置:高等教育资讯网  >  中国高校课件下载中心  >  大学文库  >  浏览文档

《模拟与数字电路实验》参考资料:元件和实验系统_器件资料_74LS76

资源类别:文库,文档格式:PDF,文档页数:2,文件大小:174.14KB,团购合买
点击下载完整版文档(PDF)

SN74LS76A Dual JK Flip-Flop with Set and clear The SN74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual nlip-flops are designed so that when ON Semiconductor the clock goes HIGH, the inputs are enabled and data will be accepted The Logic Level of the J and K inputs will perform according to the http:/lonseml.com Truth Table as long as minimum set-up times are observed. Input datr transferred to the outputs on the HIGH-to-LOW clock transitions. LOW POWER SCHOTTKY MODE SELECT-TRUTH TABLE OPERATING OUTPUTS Reset (Clear) Undetermined LHHq Load"1"(Set) HHH PLASTIC Both outputs will be HIGH while both So and Cp are LOW, but the output N SUFFIX redictable if Sp and CASE 648 L, I=LOW Voltage Level x-knmaterial I, h ta)= Lower case letters indicate the state of the referenced input or cutput) one setup time prior to the HiGH-to-LOw dock trans tion CASE 751B GUARANTEED OPERATING RANGES Min TypMtaxUnit VccSupply Vottage 4.7550525 ORDERING INFORMATION Temper ature Range DevicePackageShip -04mA SN74LS76AN 16 Pin DIP 2000 Units/Box SN74LS76AD SOlC-16 38 Units Ral SN74LS76ADR2 SOIC-16 2500/Tape Reel

LOGIC DIAGRAM LOGIC SYMBOL 11 CLEAR ( CDI cp P14 9- cp aP- 10 CLOCK (CP DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) Test Co H Input HIGH Volage L Input LOW Voltage o8 v Quaranteed nput LOW Voltage tor VIK Input Clamp Diode Voltage 1-0.65-1.5VVCC-MIN,IN-1 18 nA Output HIGH Voltage Vcc= MIN, IOH=MAX, VIN- VIH or VIL per Truth Table 0.25 04 V IoL-40 mA VCC- VCC MIN VoL output LOW Voltage 0.350.5V loL-80 mA per Truth Table 20 A VCC-MAX, VIN-27V Input HIGH Current Vo C= MAX, VIN=7.0V 0 Input LOW Currert Clear, Clock 0.8ma=MAX,VIN-04V los Short Circuit Current(Note1) -100 Vcc=MAX Icc Power Supply Current 6.0mAVCC=MAX Note 1: Not more than one output should be shorted at a time, nor for more than 1 second. AC CHARACTERISTICS(TA-25C, Vcc-50v) Symbol tPLH Cock Clear. Set to utput e:5 20 AC SETUP REQUIREMENTS (TA=25'C) Clock Pulse width Higl Clear Set Pulse width 25 5.0V Hold

点击下载完整版文档(PDF)VIP每日下载上限内不扣除下载券和下载次数;
按次数下载不扣除下载券;
24小时内重复下载只扣除一次;
顺序:VIP每日次数-->可用次数-->下载券;
已到末页,全文结束
相关文档

关于我们|帮助中心|下载说明|相关软件|意见反馈|联系我们

Copyright © 2008-现在 cucdc.com 高等教育资讯网 版权所有